HY5DS573222 FP-28

Product Summary

The HY5DS573222 FP-28 is a 256M (8M×32) GDDR SDRAM. It is suited for the point-to-point applications which require high bandwidth. The HY5DS573222 FP-28 offers fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.

Parametrics

HY5DS573222 FP-28 absolute maximum ratings: (1)Ambient Temperature TA: 0℃ to 70℃; (2)Storage Temperature TSTG: -55℃ to 125℃; (3)Voltage on Any Pin relative to VSS VIN, VOUT: -0.5V to 3.6V; (4)Voltage on VDD relative to VSS VDD: -0.5V to 3.6V; (5)Voltage on VDDQ relative to VSS VDDQ: -0.5V to 3.6V; (6)Output Short Circuit Current IOS: 50mA; (7)Power Dissipation PD: 2W; (8)Soldering Temperature: 260℃(10 sec.).

Features

HY5DS573222 FP-28 features: (1)The Hynix HY5DS573222F(P) guarantee until 166MHz speed at DLL_off condition; (2)1.8V VDD and VDDQ wide range max power supply supports; (3)All inputs and outputs are compatible with SSTL_2 interface; (4)12mm×12mm, 144ball FBGA with 0.8mm pin pitch; (5)Fully differential clock inputs (CK, /CK) operation; (6)Double data rate interface; (7)Source synchronous - data transaction aligned to bidirectional data strobe; (8)Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ); (9)Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe; (10)All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock; (11)Write mask byte controls by DM; (12)Programmable /CAS Latency 5/4 supported; (13)Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode; (14)Internal 4 bank operations with single pulsed /RAS; (15)tRAS Lock-Out function supported; (16)Auto refresh and self refresh supported; (17)4096 refresh cycles / 32ms; (18)Half strength and Matched Impedance driver option.

Diagrams